PCA82C250

FEATURES

- Fully compatible with the "ISO/DIS 11898" standard
- High speed (up to 1 Mbaud)
- Bus lines protected against transients in an automotive environment
- Slope control to reduce radio frequency interference (RFI)
- Differential receiver with wide common-mode range for high immunity against electromagnetic interference (EMI)
- Thermally protected
- Short-circuit proof to battery and ground
- Low current standby mode

QUICK REFERENCE DATA

- An unpowered node does not disturb the bus lines
- At least 110 nodes can be connected.

APPLICATIONS

• High-speed applications (up to 1 Mbaud) in cars.

GENERAL DESCRIPTION

The PCA82C250 is the interface between the CAN protocol controller and the physical bus. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller.


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		4.5	5.5	V
I _{CC}	supply current		-	170	μA
1/t _{bit}	maximum transmission speed	non-return-to-zero	1	-	Mbaud
V _{CAN}	CANH, CANL input/output voltage		-8	+18	V
ΔV	differential bus voltage		1.5	3.0	V
t _{pd}	propagation delay	high-speed mode	-	50	ns
Tamb	operating ambient temperature		-40	+125	°C

ORDERING INFORMATION

TYPE NUMBER	PACKAGE				
	PINS	PIN POSITION	MATERIAL	CODE	
PCA82C250	8	DIP8	plastic	SOT97-1	
PCA82C250T	8	SO8	plastic	SOT96-1	


PCA82C250

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
TxD	1	transmit data input
GND	2	ground
V _{CC}	3	supply voltage
RxD	4	receive data output
V _{ref}	5	reference voltage output
CANL	6	LOW level CAN voltage input/output
CANH	7	HIGH level CAN voltage input/output
Rs	8	slope resistor input



PCA82C250

FUNCTIONAL DESCRIPTION

The PCA82C250 is the interface between the CAN protocol controller and the physical bus. It is primarily intended for high-speed applications (up to 1 Mbaud) in cars. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller. It is fully compatible with the *"ISO/DIS 11898"* standard.

A current limiting circuit protects the transmitter output stage against short-circuit to positive and negative battery voltage. Although the power dissipation is increased during this fault condition, this feature will prevent destruction of the transmitter output stage.

If the junction temperature exceeds a value of approximately 160 °C, the limiting current of both transmitter outputs is decreased. Because the transmitter is responsible for the major part of the power dissipation, this will result in a reduced power dissipation and hence a lower chip temperature. All other parts of the IC will remain in operation. The thermal protection is particularly needed when a bus line is short-circuited.

The CANH and CANL lines are also protected against electrical transients which may occur in an automotive environment. Pin 8 (Rs) allows three different modes of operation to be selected: high-speed, slope control or standby. For high-speed operation, the transmitter output transistors are simply switched on and off as fast as possible. In this mode, no measures are taken to limit the rise and fall slope. Use of a shielded cable is recommended to avoid RFI problems. The high-speed mode is selected by connecting pin 8 to ground.

For lower speeds or shorter bus length, an unshielded twisted pair or a parallel pair of wires can be used for the bus. To reduce RFI, the rise and fall slope should be limited. The rise and fall slope can be programmed with a resistor connected from pin 8 to ground. The slope is proportional to the current output at pin 8.

If a HIGH level is applied to pin 8, the circuit enters a low current standby mode. In this mode, the transmitter is switched off and the receiver is switched to a low current. If dominant bits are detected (differential bus voltage >0.9 V), RxD will be switched to a LOW level. The microcontroller should react to this condition by switching the transceiver back to normal operation (via pin 8). Because the receiver is slow in standby mode, the first message will be lost.

SUPPLY	TxD	CANH	CANL	BUS STATE	RxD
4.5 to 5.5 V	0	HIGH	LOW	dominant	0
4.5 to 5.5 V	1 (or floating)	floating	floating	recessive	1
<2 V (not powered)	Х	floating	floating	recessive	Х
2 V < V _{CC} < 4.5 V	>0.75V _{CC}	floating	floating	recessive	Х
2 V < V _{CC} < 4.5 V	Х	floating if	floating if	recessive	Х
		$V_{Rs} > 0.75 V_{CC}$	$V_{Rs} > 0.75 V_{CC}$		

 Table 1
 Truth table of CAN transceiver.

Table 2Rs (pin 8) summary.

CONDITION FORCED AT Rs	MODE	RESULTING VOLTAGE OR CURRENT AT Rs
$V_{Rs} > 0.75 V_{CC}$	standby	I _{Rs} < 10 μA
–10 μA < I _{Rs} < –200 μA	slope control	$0.4V_{CC} < V_{Rs} < 0.6V_{CC}$
$V_{Rs} < 0.3 V_{CC}$	high-speed	I _{Rs} < -500 μA

PCA82C250

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). All voltages are referenced to pin 2; positive input current.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.3	+9.0	V
V _n	DC voltage at pins 1, 4, 5 and 8		-0.3	V _{CC} + 0.3	V
V _{6,7}	DC voltage at pins 6 and 7	0 V < V _{CC} < 5.5 V; no time limit	-8.0	+18.0	V
V _{trt}	transient voltage at pins 6 and 7	see Fig.8	-150	+100	V
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	operating ambient temperature		-40	+125	°C
T _{vj}	virtual junction temperature	note 1	-40	+150	°C

Note

1. In accordance with "IEC 747-1".

An alternative definition of virtual junction temperature T_{vj} is: $T_{vj} = T_{amb} + P_d \times R_{th vj-amb}$,

where $R_{th \ vj\text{-}amb}$ is a fixed value to be used for the calculation of T_{vj}

The rating for T_{vj} limits the allowable combinations of power dissipation (P_d) and ambient temperature (T_{amb}).

HANDLING

Classification A: human body model; C = 100 pF; R = 1500Ω ; V = $\pm 2000 V$. Classification B: machine model; C = 200 pF; R = 0Ω ; V = $\pm 200 V$.

QUALITY SPECIFICATION

Quality specification "SNW-FQ-611 part E" is applicable and can be found in the "Quality reference pocket-book" (ordering number 9398 510 34011).

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air		
	PCA82C250	100	K/W
	PCA82C250T	160	K/W

PCA82C250

CHARACTERISTICS

 V_{CC} = 4.5 to 5.5 V; T_{amb} = -40 to +125 °C; R_L = 60 Ω ; I_8 > -10 μ A; unless otherwise specified. All voltages referenced to ground (pin 2); positive input current; all parameters are guaranteed over the ambient temperature range by design, but only 100% tested at +25 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	·				•	
l ₃	supply current	dominant; V ₁ = 1 V	-	-	70	mA
		recessive; $V_1 = 4 V$; $R_8 = 47 k\Omega$	-	-	14	mA
		recessive; $V_1 = 4 V$; $V_8 = 1 V$	-	-	18	mA
		standby; T _{amb} < 90 °C; note 1	-	100	170	μA
DC bus transi	nitter					
V _{IH}	HIGH level input voltage	output recessive	0.7V _{CC}	-	V _{CC} + 0.3	V
VIL	LOW level input voltage	output dominant	-0.3	-	0.3V _{CC}	V
Іін	HIGH level input current	V ₁ = 4 V	-200	-	+30	μA
IIL	LOW level input voltage	V ₁ = 1 V	100	-	600	μA
V _{6,7}	recessive bus voltage	V ₁ = 4 V; no load	2.0	-	3.0	V
I _{LO}	off-state output leakage current	−2 V < (V ₆ ,V ₇) < 7 V	-2	-	+1	mA
		−5 V < (V _{6,} V ₇) < 18 V	-5	-	+12	mA
V ₇	CANH output voltage	V ₁ = 1 V	2.75	-	4.5	V
V ₆	CANL output voltage	V ₁ = 1 V	0.5	-	2.25	V
ΔV _{6,7}	difference between output	V ₁ = 1 V	1.5	-	3.0	V
	voltage at pins 6 and 7		1.5	-	-	V
		V ₁ = 4 V; no load	-500	-	+50	mV
I _{sc7}	short-circuit CANH current	$V_7 = -5 V; V_{CC} \le 5 V$	-	-	105	mA
		$V_7 = -5 V; V_{CC} = 5.5 V$	-	-	120	mA
I _{sc6}	short-circuit CANL current	V ₆ = 18 V	-	-	160	mA
DC bus receiv	ver: V ₁ = 4 V; pins 6 and 7 externa	nlly driven; –2 V < (V _{6,} V ₇) < 7 V; ur	less othe	rwise speci	fied
V _{diff(r)}	differential input voltage		-1.0	-	0.5	V
	(recessive)	$-7 \text{ V} < (\text{V}_{6}, \text{V}_{7}) < 12 \text{ V};$ not standby mode	-1.0	-	0.4	V
V _{diff(d)}	differential input voltage		0.9	-	5.0	V
	(dominant)	$-7 \text{ V} < (\text{V}_{6}, \text{V}_{7}) < 12 \text{ V};$ not standby mode	1.0	-	5.0	V
V _{diff(hys)}	differential input hysteresis	see Fig.5	-	150	-	mV
V _{OH}	HIGH level output voltage (pin 4)	I ₄ = −100 μA	0.8V _{CC}	-	V _{CC}	V
V _{OL}	LOW level output voltage	I ₄ = 1 mA	0	-	0.2V _{CC}	V
	(pin 4)	I ₄ = 10 mA	0	-	1.5	V
R _i	CANH, CANL input resistance		5	-	25	kΩ

September 1994


PCA82C250


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R _{diff}	differential input resistance		20	-	100	kΩ
Ci	CANH, CANL input capacitance		-	-	20	pF
C _{diff}	differential input capacitance		-	-	10	pF
Reference out	put				•	
V _{ref}	reference output voltage	V ₈ = 1 V; –50 μA < I ₅ < 50 μA	0.45V _{CC}	-	0.55V _{CC}	V
		V ₈ = 4 V; -5 μA < I ₅ < 5 μA	0.4V _{CC}	_	0.6V _{CC}	V
Timing (see Fi	gs 4, 6 and 7)				•	
t _{bit}	minimum bit time	V ₈ = 1 V	-	-	1	μs
t _{onTxD}	delay TxD to bus active	V ₈ = 1 V	-	-	50	ns
t _{offTxD}	delay TxD to bus inactive	V ₈ = 1 V	-	40	80	ns
t _{onRxD}	delay TxD to receiver active	V ₈ = 1 V	-	55	120	ns
t _{offRxD}	delay TxD to receiver inactive	$V_8 = 1 V; V_{CC} < 5.1 V;$ $T_{amb} < +85 °C$	-	82	150	ns
		$V_8 = 1 V; V_{CC} < 5.1 V;$ $T_{amb} < +125 °C$	-	82	170	ns
		$V_8 = 1 V; V_{CC} < 5.5 V;$ $T_{amb} < +85 °C$	-	90	170	ns
		$V_8 = 1 V; V_{CC} < 5.5 V;$ $T_{amb} < +125 °C$	-	90	190	ns
t _{onRxD}	delay TxD to receiver active	R ₈ = 47 kΩ	-	390	520	ns
		R ₈ = 24 kΩ	-	260	320	ns
t _{offRxD}	delay TxD to receiver inactive	R ₈ = 47 kΩ	-	260	450	ns
		R ₈ = 24 kΩ	-	210	320	ns
SR	differential output voltage slew rate	R ₈ = 47 kΩ	-	14	-	V/µs
t _{WAKE}	wake-up time from standby (via pin 8)		-	_	20	μs
t _{dRxDL}	bus dominant to RxD LOW	$V_8 = 4 V$; standby mode	-	-	3	μs
Standby/slope	e control (pin 8)					
V ₈	input voltage for high-speed		-	-	0.3V _{CC}	V
I ₈	input current for high-speed	V ₈ = 0 V	-	-	-500	μA
V _{stb}	input voltage for standby mode		0.75V _{CC}	-	-	V
I _{slope}	slope control mode current		-10	-	-200	μA
V _{slope}	slope control mode voltage		0.4V _{CC}	-	0.6V _{CC}	V

Note

1. $I_1 = I_4 = I_5 = 0 \text{ mA}; 0 \text{ V} < V_6 < V_{CC}; 0 \text{ V} < V_7 < V_{CC}; V_8 = V_{CC}.$


PCA82C250





September 1994


PCA82C250




September 1994

7-76

PCA82C250







September 1994

PCA82C250

APPLICATION INFORMATION



PCA82C250



PCA82C250

INTERNAL PIN CONFIGURATION

